Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Anyone knows why the output of the voltage doubler doesn't increase even though i cascade it up to 3rd stage?..Tnx for any answer. i attach the circuit of the 1st stage voltage doubler with its simulated output.
i cascaded it in such a way that the output of the first stage is the input of the 2nd stage and soon..the clock is equal to all stages..btw, the values of the component in the 2nd stage is the same in the 1st stage..tnx for the reply
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
