Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

capacitor using CMOS transistors ?

Status
Not open for further replies.

sarathdhulipalla

Newbie level 4
Joined
Aug 2, 2004
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
41
Is it possible to fabricate a component having the functionality of a capacitor using CMOS transistors ?
 

Normally, if a process is a dual poly process one goes in for
dual poly caps. But most processes are single poly processes.

It is a common practise to use the MOS cap a capacitor
| G
--------
D----| | |----S
|------|-------| VSS

Hope the illustration makes sense......it is common to choose a NMOS device over PMOS for such capacitors.

Regards,
 

Hey, I guess the illustration is all screwed up....well one terminal is the gate....and connect drain & source to bulk connected to VSS forms the other terminal (ofcourse - u now have a problem, a capacitance is formed only between a node a ground)

Regards,
 

the gate oxide of the cmos is a cap, remember C=e/tox

for nmos, tie the gate to vdd and the D/S to ground
for pmos, tie the gate to vss and the D/S to vdd
 
If you have control over the layout, you can get a better capacitor by placing the nmos transistor inside an NWell so that the bottom plate is all N type beneath the poly. Similarly for dual well processes put the pmos transistor inside a PWell
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top