Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Can you violate both setup and hold time ?

Status
Not open for further replies.

ericyuan

Member level 1
Joined
Mar 8, 2006
Messages
36
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,441
is there any path which violate both setup and hold time?
 

timing doubt

yes there mite be scenario like the one u ahve mentioned ..... cos setup and hold time are independent of each other(u must be knowing this ! )

hold time will be checked at the same clock edge and setup will be checked at the next clock edge.
 

timing doubt

the same launch and capture clock。 the longest launch +shortest capture=>setup。 the shortest launch + longest capture => hold。
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top