Non AMP

can someone help me in compiling the attached vhdl files

Thread starter verilog2vhdl
Start date Oct 22, 2007

Status: Not open for further replies.

Oct 22, 2007

#1

V

verilog2vhdl

Newbie level 6

i converted the designs with xhdl from verilog to vhdl, i see lot of syntax errors, any kind soul help me in fixing the errors for me...

Oct 22, 2007

#2

V

verilog2vhdl

Newbie level 6

also please let me know how to compile the librarires of xhdl in detail ...

as im very new to vhdl pls help mee...

Status: Not open for further replies.

Similar threads

X
VHDL Testbench (Weird output in the simulation)
- Started by Xenon02
- Jan 21, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design
K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
I
concatenation in VHDL?
- Started by irfanraina1@123
- Feb 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
M
How to instantiate another vhd file inside testbench, where the testbench is used for opening files
- Started by metamisers
- Jan 6, 2024
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
D
[SOLVED] VHDL code bug in sim - please help me
- Started by daniel bet
- Feb 17, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design