dw_man
Junior Member level 3
- Joined
- Aug 7, 2013
- Messages
- 26
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 188
In IC Compoielr, can block abstraction models and ILMs be used to instantiate multiple instances of a design that has already been routed? Or do these only relate to interface logic.
I have a small routed design which has been synthesized from VHDL. How can I create an array of these and make sure they are all linked?
I have a small routed design which has been synthesized from VHDL. How can I create an array of these and make sure they are all linked?