Is ur question correct ?? SDF extraction??? wt do u mean by this??
SDF contains delay values yaar not resistance and capacitance values...
Layout verification check is something where u need to check for the design rules such as spacing rule,opens ,shorts and so on I mean where ur getting opens and where ur getting shorts and so on...