Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] calculation of energy dissipation

Status
Not open for further replies.

praveersaxena

Newbie level 6
Joined
Apr 13, 2011
Messages
11
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,353
i need some help in energy dissipation

suppose a sinusoidal supply with peak value vdd is connected to P terminal of diode and N terminal of diode is connected to source of of pmos which is in conduction state and drain of this pmos is connected to a capacitor of value c.

what will be its energy dissipated.
 

KerimF

Advanced Member level 4
Joined
May 17, 2011
Messages
1,461
Helped
374
Reputation
756
Reaction score
370
Trophy points
1,363
Location
Syria
Activity points
12,314
You mean the capacitor is between the drain of the PMOS and ground... right?

Added:
What is about the gate? Sorry, you already said the PMOS is conducting

In case there is only C, then there is a transient dissipation till C is charged to the peak voltage. This transient power (energy) depends on the equivalent series resistance (impedance in general) between the supply and C.

Just a guess, if this circuit is a part of a controlled rectifier then there will be a load in parallel with C.
 
Last edited:

praveersaxena

Newbie level 6
Joined
Apr 13, 2011
Messages
11
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,353
sir you are asbolutly right its a controlled rectifier , will there be any enrgy dissipation in diode due to vd and some power dissipation in pmos because pmos will be off till vgs becomes equal to vt .so what will be out put voltage and what will be enrgy dissipated.
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
47,511
Helped
14,055
Reputation
28,365
Reaction score
12,716
Trophy points
1,393
Location
Bochum, Germany
Activity points
276,254
Assuming, the voltage source has zero inner resistance, the capacitor voltage is initially zero and vdd-vdiode at the end. Then the capcitor will hold an energy of 0.5*C*(vdd-vdiode)². The same energy amount has been dissipated in the diode and MOSFET combination.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top