Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Calculating FET temperature rise

Status
Not open for further replies.

Zak28

Advanced Member level 2
Joined
Aug 19, 2016
Messages
579
Helped
6
Reputation
12
Reaction score
6
Trophy points
18
Activity points
4,681
I CAN calculate out power dissipation for fets by hand however I obtained ~RMS 170mW for a fet via simulation. Junction to ambient (no heatsink involved) would be ~120°C/W (sot-23 steady state) thus thermal rise for device is simply 0.17*120? In which case it would rise 20.4°C over ambient temp. Im pretty sure this is correct but Im not sure, please let me know if its proper.

Your input is greatly appreciated.
 

Basically correct. Besides average power, pulse power rating may need checking.
 
  • Like
Reactions: Zak28

    Zak28

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top