Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

cadence tool implementation

Status
Not open for further replies.

vnkt107

Newbie level 3
Newbie level 3
Joined
Mar 28, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,301
how do we measure standby leakage power for a cmos circuit in cadence tool??
 

thanq for ur reply...so if at al i consider some cmos circuit, u mean i shud add a clock signal to force it either to active or stand by mode...right??
also, can static power be considered equivalent to standby leakage power sir??
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top