Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

cadence parasitic extraction and reduction

Status
Not open for further replies.
V

vickyskarthik

Newbie level 1
Joined
Jan 12, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,281
Activity points
1,285
I have designed an 8 bit SAR ADC using Cadence virtuoso.
I have designed the layout of the comparator and DAC and extracted the parasitic components.

What are the methods by which i can reduce the parasitic components?
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top