Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cadence Encounter : Clock issue

Status
Not open for further replies.

FAbouzeid

Newbie level 3
Joined
Nov 26, 2012
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
France
Activity points
1,305
Hi!

I am encoutering an issue with Cadence encounter: when I try to Synthesize the clock tree, I get the following error:

**WARN: (ENCCK-3179): Clock CLK does not have sync pin.
**ERROR: (ENCCK-165): Cannot trace clock CLK

I have a multi power domain floorplan.

Anyone has ever seen this issue ?

Regards
 

mk.jayanthi

Newbie level 2
Joined
May 29, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
I guess, the clock CLK is not used by any flop in the design...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top