Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cadence doesn't want to compile VerilogA models

Status
Not open for further replies.

elbadry

Full Member level 6
Joined
May 6, 2005
Messages
347
Helped
72
Reputation
144
Reaction score
10
Trophy points
1,298
Location
Egypt
Activity points
3,884
I have a problem with Cadence. When I write a verilogA model, Cadence doesn't seem to compile it automatically when I close the file. Can anyone help with this?

Thanks in advance
 

Re: VerilogA in Cadence

Please elaborate more on your problem... tnx
 

Re: VerilogA in Cadence

When I close the file it does not compile. But when I tried to quit option it compiled. Check various options in your editor. May be diffrent for different editors. My editor is Kwrite.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top