Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Bus Functional Model in verification methodology

Status
Not open for further replies.

skynet

Member level 5
Joined
Apr 18, 2002
Messages
80
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
638
Bus Functional Model

Hi All,

Can anyone here tell me or give me information about Bus Functional Model in verification methodology.

Thanks!

rgds,
Skynet
 

vomit

Full Member level 2
Joined
Jun 14, 2002
Messages
148
Helped
14
Reputation
28
Reaction score
4
Trophy points
1,298
Activity points
1,527
A bus functional model of a processor is a model that just emulates the pins to the outside, not the actual instructions themselves.

In general, a bus functional model will act on its I/O bus as a real model, without doing any of the internal functionality of the chip.
 

euphonic

Newbie level 3
Joined
Mar 29, 2002
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
24
A BFM simply models the bus interface of some unit, it does not contain the RTL or gate level specifics of the unit’s internal workings. The purpose of a BFM is to gain simulation speed, ease of use, and ease of creation.
 

alledauser

Member level 1
Joined
May 16, 2001
Messages
40
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
287
A bus functional model usually consists of a limited functionality required to test your design. They can mimic bus cycles, interrupt cycles, even complex sequences depending on your test requirements. Since you won't synthesize it, you only use behavioural modeling. Even C language can be used by using PLI. They are only instantiated in test benches. Attached is a text I found on internet on the subject.
regards
 

joe2moon

Full Member level 5
Joined
Apr 19, 2002
Messages
280
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Location
MOON
Activity points
3,749
Example of PLI1.0 + Request (.dll)

Some PLI application(s) here:
h**p://www.angelfire.c0m/ca/verilog/examples_pli.html
-----------------------------------------------------------------

PLI1.0 example: 8051 BFM(Bus Functional Model)
Author: Sayed Sohail from Ment0r Graphics
h**p://www.angelfire.c0m/ca/verilog/bfm8051.html
-----------------------------------------------------------------

BTW, is there anyone willing to make the .dll for me ?
Since I do not have the Visual C environment.
-----------------------------------------------------------------

Compilation by Visual C:
> cl -c -I<install_dir>\modeltech\include uc8051.c
> link -dll uc8051.obj <install_dir>\modeltech\win32\mtipli.lib
 

mssajwan

Full Member level 1
Joined
May 19, 2006
Messages
95
Helped
12
Reputation
24
Reaction score
2
Trophy points
1,288
Location
Banaglore
Activity points
1,798
Bus Functional Model

Hi,
BFM's are transactors with transaction interface on one side and physical level interface on other side.

or simply they are transactors which take some information from one level ,do some processing on it and send it to other level(which should be the pin level interface).

hope this explaination is fine.

thanks
Manmohan
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top