Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

buried layer information of npn transistor

Status
Not open for further replies.

hari10

Newbie level 4
Joined
Sep 25, 2012
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,315
why we put buried layer on p type material ,and why we use n+ ...........
 

hari10,

why we put buried layer on p type material ,and why we use n+ ...........

Why are you asking this question in a general elementary electronics forum. Why don't you get a book on semiconductor fabrication and study that? I would think that in this forum, perhaps one person in a 100 even understands your question.

Ratch
 

In cheap CMOS technologies the handle is usually P-
(so NMOS needs no well and the substrate can be tied
to ground / VSS). A lot of things follow from that choice.
But that choice is not necessarily -the- choice, putting
your premise in question somewhat.

Your buried layer is only an ohmic contact extension
of the collector, which lies at the bottom of the structure
yet has to make it back to the top. It should be obvious
that it needs to be the same species as the collector,
which in your NPN is... drum roll....

Higher performance can be had by adding a sinker as well
to connect the buried layer to the frontside contact.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top