Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Broadband Drain bypass bias for power amplifier

Status
Not open for further replies.
B

blackRF

Guest
Newbie level 1
I come across an article on broadband drain bypass bias network. See attached schematic (Bias schem).
I understand that Z(L1) should be at least 10X the Z(drain) and Z(output matching) to avoid loading the matching. A 7.5nH inductor should be able to satisfy this at RFcarrier of 1.9GHz. See its Z(L1) plot (Figure2) from MWO (the other end of the inductor is grounded in my simulation).
C1 acts as a RF short at 1.9GHz such as to further bypass the carrier frequency. See its Z(C1) plot (Figure3).
Seems to me that everything is fine if we treat L1 and C1 independently.
However, if I now simulate the Z looking into L1 in series with C1 (I removed the rest of the circuit), of course the resonance is now shifted at around 1.3GHz, although the impedance at RFcarrier is still high at 1.9GHz.
My question is, should I analyze the Z per component and not the effective Z seen looking into the drain bias circuit?
Bias schematic.jpgFigure1_L1 plot.jpgFigure2_C1 Zplot.jpgFigure3_L1C1 serisplot.jpg
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top