Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It depends on how big your Logic is.For some glue logic(logic which is not supported by processor) CPLD is enough to use. Their capacity is mentioned in terms of macrocells.
For a big logic(ex processor core) u may need to use the FPGA,since the no of gates are increased.Their capacity is mentioned in terms of Logic cells
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.