Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

BPSK demodulation questions

Status
Not open for further replies.

pyrosonic

Newbie level 1
Newbie level 1
Joined
Jan 25, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,291
Hello,

So far I have only designed systems with microcontrollers, I have not used DSP of FPGA's.

I want to design a BPSK demodulator for a 5MHz signal. The data is sent in bursts normally about 15 bytes long, the symbol rate is 1.25MHz.
After amplification I will be sampling the signal with an 80MSPS A/D converter and decoding the data in a FPGA.
I am basing my design on this : https://www.zipcores.com/binary-psk-demodulator.html which uses a square - filter - divide method of BPSK demodulation.

My questions so far are:
1) Can I use FIR peaking filters instead of IIR peaking filters? FIR filter IP seems to be easily available in FPGA design software.

2) How is the 'Frequency divider /2' implemented? It can't be a digital divider as the result is filtered and multiplied with the original modulated signal.
I have seen a method described here : https://en.wikipedia.org/wiki/Frequency_divider but is says this is an analogue method.

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top