Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Black level clamping in CCD signal processing chip

Status
Not open for further replies.

mr_chip

Member level 3
Joined
Mar 4, 2005
Messages
65
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Activity points
1,822
Hi guys,

I was recently looking at block diagram of AD's CCD signal processing chip AD9974. What I do not fully understand is what "Clamp" feedback does? It is also called "Black level clamping" in chip features info. What I understood from Maxim's app notes (https://www.maxim-ic.com/appnotes.cfm/an_pk/3303/) is that a video signal black level clamping is "a circuit that holds the black level constant, regardless of the video or sync amplitude."

Is it some kind of DC offset compensation?

Here is the block diagram:
3619736091124602571AD9974.gif
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top