the mininum requirement for serial transmission is generate a clock which has same rate a s data, ie in ur case 1.152MHZ .
this can be done using a higher crystal and using a DCM or pll of fpga to divide the clock to ensure clock jitters are with in tolerable limits