bit and bit vector using in vhdl

Status
Not open for further replies.

Bustigo

Member level 2
Joined
May 7, 2011
Messages
53
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,588
hello,
r bit and bit vector synthesisable in vhdl
 

sure they are
 
and we dun need packages for them ?
 

No,
You don't
 

bit and bit vector are defined in the std.standard package, which is included in ALL vhdl files by default.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…