Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

biasing circuit question from berkeley ee240

Status
Not open for further replies.

jszair

Junior Member level 3
Joined
Sep 25, 2009
Messages
25
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,479
Hi all,

I'm simulating intrinsic gain of a mos fet using ckt suggested in berkeley ee240 course. (ckt in the attachment)

But I don't understand why using opamp here (vcvs in spice) could set the bias voltage correct..Similar bias ckt is used in another cs amplifier example (also attached).

Please help~
 

Use an opamp can make the vds of M1 equal to the voltage of V0.

Notice the circuit use negative feedback, so the opamp will help to set the quiesent point.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top