Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Bias voltages in folded-cascode amplifier

Status
Not open for further replies.

BartlebyScrivener

Member level 5
Member level 5
Joined
Feb 8, 2012
Messages
90
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
2,081
I am trying to simulate the following circuit

Screen Shot 2013-12-17 at 09.38.24.png

How do I choose Vbias1 and Vbias2? At a guess,

For Vbias1: To ensure Q5/6 are in saturation, the voltage at the drain of Q3/4 needs to be |Veff| > |Vgs|-|Vth|, thus Vbias1 > 2|Veff| + |Vth|. But then I am lost as to what the Veff will be. If I assume a 1/1/1 ratio of transistors 11/3/4 and ensure that the current in each branch is equal then they should be saturated at some value...

For Vbias2: For Q9/10 to be in saturation, Veff(9/10) > Vgs - Vth, so Vbias2 > 2Vgs + Vth but then the drain of Q7 will be at the same voltage as the gate of Q9, which to me indicates that one of those transistors can not be saturated?

Thanks for any help.

- - - Updated - - -

Tied in with the above, I have calculated the different values I want to use for Ibias1 and Ibias2 according to sharing a max total current with a 4:1 ratio between the diff stage and the cascode stage currents. From those currents, if I choose a standard value for Veff I could calculate sizes for the transistors. Obviously, increasing Veff will reduce the required transistor sizes. But how would I go about picking a value?! Is there some kind of guideline anyone could give me.

I am just trying to get a circuit working so I can play with it.
 

Hi BartiebyScrivener

I think: Vb2 = Vtn + Vdsat7 + Vdsat9
Vb1 = VDD - (Vdsat4 + Vdsat5 + Vtp)

Choose Vdsat 7 + vdsat9 and (vdsat5 + vdsat9) small if want high output swing
 
Refer to " Generation of gate voltage, Active Current Mirrors, Design of Analog CMOS Integrated Ckts, by Behazad Razavi".

The way bais is generated in cascode CMOS current mirrors, the same ckt can be used to bias cascode MOSFETs in the folded cascode amplifier.
The ckt look like a low voltage baising .... refer to the book and you will definitely get a deeper insight ....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top