Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Best way to parallel SMPS?

cupoftea

Advanced Member level 5
Advanced Member level 5
Joined
Jun 13, 2021
Messages
1,845
Helped
45
Reputation
90
Reaction score
88
Trophy points
48
Activity points
9,521
Hi,
Do you agree the attached (LTspice and jpeg), is the best way to parallel SMPS?
The Voltage error amp signal is passed to the other SMPS's via an AD8226 (X1 Gain) InAmp.....this means that even if the local ground potential at each Buck is different, each buck will still receive the same signal to its current error amplifier (due to the InAmp)

AD8226
 

Attachments

  • Pllel Bucks with ACM and InAmp.jpg
    Pllel Bucks with ACM and InAmp.jpg
    130.4 KB · Views: 33
  • Parallel Bucks_with ACM.zip
    4.1 KB · Views: 17

dick_freebird

Advanced Member level 7
Advanced Member level 7
Joined
Mar 4, 2008
Messages
8,216
Helped
2,289
Reputation
4,588
Reaction score
2,326
Trophy points
1,393
Location
USA
Activity points
65,697
In my limited experience, I had good luck using current mode control
and turning N-1 error amps into followers of the first. But you need
the right access (we designed the chips, so...).

How good does the sharing need to be? Is this N+K or more like
"N or I'm dead"? Have you a spec on ground offset that lets you
validate the inst amp solution or the need for it? Woyld seem
prone to add loop lag....
 

cupoftea

Advanced Member level 5
Advanced Member level 5
Joined
Jun 13, 2021
Messages
1,845
Helped
45
Reputation
90
Reaction score
88
Trophy points
48
Activity points
9,521
Have you a spec on ground offset that lets you
validate the inst amp solution or the need for it? Woyld seem
prone to add loop lag
Thanks, the InAmp has a unity gain bandiwdth of 1500kHz, so we were thinking it woudlnt create loop lag.

Also, AYK, from the InAmp datasheet...

"""AD8226 can handle voltages beyond the rails. For example, with a ±5 V supply, the part is guaranteed to withstand ±35 V at the input with no damage""""

.......As such, the local ground at each converter can be many volts differet from the other local grounds, and it doesnt matter one jot......this, AYK, is what makes the solution of the top post, the absolute best of the best in SMPS paralleling.
 
Last edited:

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top