Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

best tool suite for next generation VLSI

Status
Not open for further replies.

zhoury

Junior Member level 3
Joined
Apr 25, 2002
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
172
hello every one. Now i working for designing next generation VLSI project in china.Can any one tell me the best tool suite for such thing. Now we use synopsys dc for front design. We are going to do about ic place & route .Any suggestion will be apreciated. We want the best tool, for examle,what is good by cadence,what is good by mentor.
 

yeewang

Full Member level 2
Joined
Feb 4, 2002
Messages
128
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,298
Activity points
1,040
what do you mean "next-generation VLSI", what kinda project are you now working on?
I'm in china too, I'd like to know more about your project, would you please tell more here or pm me.

Regards
 

kunjalan

Member level 1
Joined
Dec 7, 2001
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Korea
Activity points
203
Hi Friends,
What is your next generation VLSI project?
Do you mean next generation process or next generations algorithm?
There are many place and routing tools?
But it depends on your projects type.
If your design is full digital or mixed type, you can use Apolo tools from Cadense.
But your design is analog, you have to use manual type layout tools like Opus from Cadense.
Cadense tool is more popular between place and routing engineer.
Drawing is not so much important.
The most important thing is verifying your layout design.
Are you consider about it?
We call DRC and LVS.
If you use back-end design house, you need not consider about them.
But if you have to layout by your self, you should handle DRC and LVS rules.
It is not easy to stater.
Be careful about verifying.
I hope you project is going well.
Thank you.
 

zhoury

Junior Member level 3
Joined
Apr 25, 2002
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
172
Much thanks for kunjalan.For some reason I am sorry I can't tell more clearly for my project. I can only say this is about 0.1um level design . But if someone have experirence in design for 0.1um pls let me know. I now just have two question :
1.delay model in 0.1um.Is the model much different from 0.25um.
2.in 0.25um we use asic vendor place&route software.in 0.1um we just want to do by 3td party tools so we can change vendor later.Pls introduce some .
 

duffrose

Junior Member level 1
Joined
Jun 21, 2001
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
EARTH
Activity points
85
Why don`t you ask Candence or Mentor in china to help you? An introduction about place and route tools is what they want to do, and you can ask them the same questions you mentioned here. I think "0.1um" is a huge project and cost is high(at least the mask cost is not cheap). Just my persional opinion.
 

zhoury

Junior Member level 3
Joined
Apr 25, 2002
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
172
Yes. We also will let company sales manager to introduce their products.But they are salers not engineers.And i think this place will be more open and accurate by yours friend.
 

ptoo30

Member level 3
Joined
Apr 7, 2002
Messages
57
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
488
Hi all
mysuggestion is as for unix cadence is best because its seamless ,for windows model sim microcap dolphin and others.
rgz
 

maskrom

Member level 1
Joined
Apr 23, 2002
Messages
32
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
206
Hello! 0.1um is very advance project. I can't image what kind of project will use it unless CPU,FPGA,chip set and memory. In this kind of process, 0.2 um Al wire will be to thin (high resistence) and space too short (high coupling capacitance). I think Cu metal wire and Low-K (> 3.9) will be used. So place and route should be careful.
 

omid219

Advanced Member level 4
Joined
Feb 2, 2005
Messages
117
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,298
Location
Malaysia
Activity points
988
For digital back-end I suggest SoC Encounter. I myslef had a good experience on this tool lately.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top