Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

basic Practical Integrator Design

Status
Not open for further replies.

Tra002

Newbie level 1
Joined
Oct 28, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Hello Everyone,

I'm designing a practical integrator with a low frequency gain of 15db, and a a start of integration range of 1000Hz.

What I first did was set the capacitor value to 10nF, and found R2 using the equation fc=1/(2*pi*R2*C), where I assumed fc=1000Hz.

Now do I solve the R1 value using the simple inverting op amp equation for gain, where gain=-R2/R1? Also was setting the capaitor value to 10nF reasonable?

Thanks!

Ray
 

Depends on your understanding of "start of integration range". If it's meaned as the pole frequency of lossy or "practical" integrator, the calculation would be right,

In other words, you are making a first order low-pass with 1 kHz cut-off frequency and 15 dB gain.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top