I have a question about bandgap reference
Like attached picture
This is my transient analysis result (simulate vdd off and on conditions)
Why the bandgap voltage overshoot is so large?
(regardless there has start up circuit or not……)
My opamp is well designed.
(gain 80dB, phaseMargin 70, UGF 700kHz ,slew rate 0.8M V/s
and bandgap loop gain 80dB, loop phaseMargin 65, loop UGF 350KHz)
rfzheng thanks for your reply ...
but this didn't work......
i try to lower opamp's gain, the transient respose is better
the VBG tran peak value lower to 1.8V.
But i can't understanding ... WHY ..... ?
that's not overshoot !
overshoot is generated from closed loop response.
but in ur case, just after VDD ramp up, ur OP is saturated !!! so the loop is
"break", it's in open loop state. This kind of bandgap architecture suffer from this
phenomenon. u need to slow down the response, or reduce output resistance of node VBG
that's not overshoot !
overshoot is generated from closed loop response.
but in ur case, just after VDD ramp up, ur OP is saturated !!! so the loop is
"break", it's in open loop state. This kind of bandgap architecture suffer from this
phenomenon. u need to slow down the response, or reduce output resistance of node VBG
But how to slow down the response ?
Could you please give me some advice .
And you said "This kind of bandgap architecture " , do you means opamp based bandgap reference ?
thank you!
I think this is not overshoot .
This effect is simply due to the capacitor between the output node and VDD which is dicharged when the circuit is powered-down . Therefore , when the VDD is powered up , the capacitor takes some time to have some drop between its two terminals.
Try to decrease the capacitance between the output and VDD , and increase the capacitance between the output and ground.
It is not overshoot.
Only you power supply raise too fast, and you bandgap cann,t settling at that time. Tere are large capacitor at net VBG, so it cann,t settling quickly. You can check other net point whether settling at that time.
HI,chungming
there are two ways to reduce this kind of overshoot
1) get rid of the capacitor betweent VBG and VDD, since your supply voltage shut downto zero ,then this capacitor will discharge
to zero, but when your supply voltage rise to 3.5v in a fast
transient, the voltage of this capacitor will not change suddenly,so
VBG will rise will supply voltage formeDd this kind of overshoot.
2)supply voltage in the real word will not rise so fast ,so give a little time to the supply voltage to 3.5V