Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

attiny 13 pure sine wave PWM inverter

Status
Not open for further replies.

e_defranco

Newbie level 3
Newbie level 3
Joined
May 2, 2014
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
27
Hi to all !

I read the tread https://www.edaboard.com/threads/309426/ and I have tried the code 2 but in my test the freq. was not 50Hz but 37.5Hz.

For this, I have re arranged the code as:

Code:
//#########################################################################//
#define F_CPU 3200000UL
//#########################################################################//  
#include <avr/io.h>
#include <avr/pgmspace.h>
#include <util/delay.h>
#include <avr/power.h>
//#########################################################################//  
#define set_bit(port,bit) port|=(1<<bit)
#define clear_bit(port,bit) port&=~(1<<bit)
#define toggle_bit(port,bit) port^=(1<<bit)
#define byte unsigned char
//#########################################################################//
#define table_count 125
#define freq 50
#define one_delay 250          


byte PROGMEM sinetable[]=
{
 0, 6, 13, 19, 25, 31, 38, 44, 50, 56, 62, 68, 74, 80, 86, 92, 98, 104, 109, 115, 120, 126, 131, 137, 142,
 147, 152, 157, 162, 167, 171, 176, 180, 184, 189, 193, 197, 200, 204, 208, 211, 214, 218, 221, 223, 226, 229, 231, 234, 236,
 238, 240, 241, 243, 244, 246, 247, 248, 248, 249, 250, 250, 250, 250, 250, 250, 249, 248, 248, 247, 246, 244, 243, 241, 240,
 238, 236, 234, 231, 229, 226, 223, 221, 218, 214, 211, 208, 204, 200, 197, 193, 189, 184, 180, 176, 171, 167, 162, 157, 152,
 147, 142, 137, 131, 126, 120, 115, 109, 104, 98, 92, 86, 80, 74, 68, 62, 56, 50, 44, 38, 31, 25, 19, 13, 6
};
//########################################################################//
int main(void)
{
 byte i;
 clock_prescale_set(0);

 DDRB=0x1b;                                     // PB0, PB1, PB3, PB4 = output
 PORTB=0x00;                                    // PB0 e PB1 = 0

 //Fast PWM, 12,5KHz                              // f out PWM OC0A e OC0B = f clock / N * 256
 TCCR0A=(1<<WGM00)|(1<<WGM01);                  // Fast PWM TOP=FF TOV set on MAX  count from BOTTOM to TOP and restart from BOTTOM
 TCCR0B=(1<<CS00);                              // no prescaling (N=1)

 while(1){                                      // infinite loop 
  //Positive half-wave
  set_bit(TCCR0A,COM0A1);                       // rst PB0 (OC0A) on compare match, set PB0 at BOTTOM
  TCNT0=0;                                      // start timer at BOTTOM set PB0
  for(i=0;i<table_count;i++){                   // for each table value
    OCR0A=pgm_read_byte(&sinetable[i]);         // put it in OCR0A
    _delay_us(one_delay);                       // wait one_delay for effective 10 ms out period
    toggle_bit(PORTB,4);                        // toggle PWM carrier
  }
  clear_bit(TCCR0A,COM0A1);                     // disconnect PB0
  toggle_bit(PORTB,3);                          // toggle FRQ_rete

  //Negative half-wave
  set_bit(TCCR0A,COM0B1);                       // rst PB1 (OC0B) on compare match, set PB1 at BOTTOM
  TCNT0=0;                                      // start timer at BOTTOM set PB0
  for(i=0;i<table_count;i++){                   // for each table value
    OCR0B=pgm_read_byte(&sinetable[i]);         // put it in OCR0B
    _delay_us(one_delay);                       // wait one_delay 
    toggle_bit(PORTB,4);                        // toggle PWM carrier
  }
  clear_bit(TCCR0A,COM0B1);                     // disconnect PB1
  toggle_bit(PORTB,3);                          // toggle FRQ_rete
 }
}
//#########################################################################//

Substantialy:

1) I have changed the CPU freq to 3,2 MHz;
2) I have redifined the sinetable with 125 point;
3) I have changed the PWM freq. to 12,5 KHz (80 uSec);
4) I have added control signals on PB3 & PB4 for 50 Hz and 12,5 KHz.

All working fine, the pure half sine wave during 10 ms, on PB3 I have a square wave of 20 ms and on PB4 the square wave of 160 us ... but ... BUT .... all as I not expected, because, I expect that with the FCPU of 3,2 MHz and 125 point we don't need any delay ...

From datasheet the F PWM for fast pwm is F CPU io / (N * 256) where N is the prescale factor (1, 8, 64, 256 or 1024) in my case, 80 us.

And, in my project, the single point of the sine duration is 20ms / 2 / nr table points or 10/125=0,08 msec (80 us).

For all this, I will excpect no need any delay, but if I don't put delay value 250, the timing are not 10 ms for the single period output but is lower.

But with the value of 250 us delay, in teory, the timing should be completely different ... I am confused ..

where I went wrong ???

Thank in advance,

Emilio
 

ok, maybe I begin to understand:

the delay introduced of the function _delay_us IS NOT 1 uSec * N, but 1/Fcpu * N .... ( in my case, Fcpu is 3,2 Mc and the delay is 0,3125 uSec * N)

I am not sure, but some experiments changing N leads me to think that it is so ...

There are some people that can confirm me that the delay of _delay_us is realy 1/Fcpu * N ?

Thank in advance,

emilio
 

impossible ...

I have searched on internet about the _delay_us and everything seems to confirm that if the Fcpu is not multiple of 1000000, the delay is proportionaly to relation between Fcpu and 1000000 ... in my case 3.2 ...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top