ATPG debug

Hello,

During ATPG debugging in one of the design block in Testmax GUI, I have found that there are some combinational logic between SMS & Memory but in RTL schematic of that particular block I can't see that logic in GUI.

So anybody know what is the cause of this problem?

I am using Synopsys tool

Thanks in advance