Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ATPG debug

Status
Not open for further replies.
M

mdn

Newbie
Newbie level 3
Joined
Jun 2, 2023
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
32
Hello,

During ATPG debugging in one of the design block in Testmax GUI, I have found that there are some combinational logic between SMS & Memory but in RTL schematic of that particular block I can't see that logic in GUI.

So anybody know what is the cause of this problem?

I am using Synopsys tool

Thanks in advance
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top