Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Asynchronous FIFO question

Status
Not open for further replies.

kumar_eee

Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
109
Trophy points
1,323
Location
Bangalore,India
Activity points
4,676
Asynchronous FIFO

Whr v r using asyn.fifo's... H to calculate the Depth of the same?...
 

barkha

Advanced Member level 4
Joined
Aug 8, 2005
Messages
114
Helped
21
Reputation
42
Reaction score
10
Trophy points
1,298
Location
India
Activity points
2,579
Re: Asynchronous FIFO

Asynchronous FIFOs are widely used in the computer networking industry to receive data at
a particular frequency and transmit them at another frequency. An asynchronous FIFO has
two different clocks: one for read and one for write.
There are issues that arise when passing data over asynchronous clock boundaries. For
example, when the write clock is faster than the read clock, data could be over-written and
hence lost. In order to overcome these problems, control signals like almost-empty, almostfull,
empty, and full flags are required.
Few Links -
https://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf
https://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO2.pdf
https://direct.xilinx.com/bvdocs/appnotes/xapp051.pdf
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top