Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Asynchronous FIFOs are widely used in the computer networking industry to receive data at
a particular frequency and transmit them at another frequency. An asynchronous FIFO has
two different clocks: one for read and one for write.
There are issues that arise when passing data over asynchronous clock boundaries. For
example, when the write clock is faster than the read clock, data could be over-written and
hence lost. In order to overcome these problems, control signals like almost-empty, almostfull,
empty, and full flags are required.
Few Links - http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO2.pdf
**broken link removed**