assura qrc setting : use field solver or not

[guow06]

i am using tsmc90nm technology. my design is sensitive to parasitic capcitance, so when i do layout extraction, should i use the assura field solver or not? (rcxfs.dat is provided in the design kit.)

 

[timof]

It depends on several factors, like:

- what extraction accuracy are you looking at?
- are you concerned about the absolute value of parasitic capacitances, or about the capacitance mismatch in precision analog?
- would field solver be capable of simulating (i.e. extracting) a large design (large nets)
- etc.