Assertions possible in Specman

Status
Not open for further replies.

askrkrao

Newbie level 4
Joined
Jun 6, 2006
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,322
assertion using specman

Please help me out
 

assertion specman

Mostly we have assertions in SYstem verilog and verilog HDL.
THere is no assertions in Specman
 

specman assertions

answer is yes and no.

use temporal expression to do that.


assertions are two kind
(static - without simulation ) -which is not possible in specman
and
(dynamic - while simulation ) - which is very much possible through temporal checks

/.ue
 
Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…