Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, anyone can actually tell me where can I find information on ASIC design Flow Chart starting with RTL and end with GDS? I just need a simple one to help me understand more.
to do so you need a software to synthesize your code with standard cells,such as Cadence PKS_shell
then you should do place and route with a software such as Cadence SOC Encounter,
take a look at this: Tutorial for Cadence Build Gates and Cadence Encounter
I do not need to do with coding. I just need to do research on ASIC design flow chart with examples and diagram so that it would be easier for me do understand it.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
