Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
What for? A metric like that is useless when dealing with an FPGA. The area of a Xilinx FPGA die is the same for all devices with the same part number. If you want the area of the user logic portion of the die, that is basically useless as a metric to tell you anything about the utilization of the device. That is why the utilization reports have things like the number of slices/LUTs/BRAMs/DSP/etc elements are used.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
