Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Are drain and source interchangeable for power MOSFETs?

Status
Not open for further replies.

ALU1AB

Newbie level 2
Joined
Jan 4, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
US
Activity points
1,297
Hi all,

To my understanding, unlike normal MOSFETs, discrete power MOSFETS have asymmetric structure.
But is it still ok to swap drain and source? (source at higher potential than drain)
Will I_D equations for triode(linear) & saturation region still apply?

Thanks
 

Hi all,

To my understanding, unlike normal MOSFETs, discrete power MOSFETS have asymmetric structure.
But is it still ok to swap drain and source? (source at higher potential than drain)
Will I_D equations for triode(linear) & saturation region still apply?

Thanks

obvious question is --- why do you want to do this ?
obvious answer is ----- try it out and let us know what you find
 

Any discrete MOSFET works in linear mode, so question about saturation mode is not correct.
Saying MOSFETS have asymmetric structure what do you mean (bulk connects to source)?
I think You have forgotten take account inner bulk-drain diode, that doesn't allow to work NMOS with drain voltage less then source (bulk) voltage.
 

Any discrete MOSFET works in linear mode
You'll remember that saturation region is defined by the limit line Vds > Vgs - Vth. There's no reason why a "discrete MOSFET" shouldn't work in saturation mode. Most MOSFETs in linear amplifiers actually do. You possibly meaned to say that a MOSFET switch should avoid saturation region.

The substrate diode point is right, of course. Due to the substrate diode, only a small part of the MOSFET reverse characteristic can be utilized. It's nevertheless essential for synchronous power switches.
 

This is where I got confused,

Untitled.jpg

You can see that the Power NMOS's source is connected to the Power supply and drain is connected to the load and the current will be flowing from the source to drain. (so that means negative vds?).

- - - Updated - - -

This is where I got confused

Untitled.jpg

You can see the Power NMOS's source is connected to the PS, drain is connected to the load, and current is flowing from the source to drain. Is VSD positive?
I know it's being used as a switch so does linear(triode) region equation still apply here?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top