Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Anyone knows the .meas for measuring the PLL jitter

Status
Not open for further replies.

asicpark

Member level 1
Joined
May 14, 2004
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
273
Hi all,

I was told that the PLL jitter can be measured from the trasient simulation result using the .meas statement. But I don't know how to make it. Does anyone give me the example for it?

Thanks in advance.
 

yankuangtu

Member level 3
Joined
Nov 1, 2003
Messages
66
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
502
trasient simulation itself don't include any noise source,so you cann't just use it to simulate jitter
 

derekqiao

Member level 2
Joined
Nov 11, 2004
Messages
42
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
335
I've same question, too.
Could you add noise source in tran simulation?
 

yaxazaa

Advanced Member level 4
Joined
Nov 13, 2004
Messages
118
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,298
Activity points
902
measuer the period of the vco output, and do statistical analysis.
 

bbqsky

Junior Member level 2
Joined
Nov 18, 2004
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
197
Hi, I tell you the method.

You can use the "Eye diagram" function of the calculator. The period of the Eye diagram is your pll locked period.
 

asic_ant

Banned
Joined
Mar 7, 2006
Messages
50
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Nanjing
Activity points
0
hope this will help : D
Best regards!
 

lovseed

Member level 2
Joined
Mar 16, 2006
Messages
42
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,795
derekqiao said:
I've same question, too.
Could you add noise source in tran simulation?
What we does is to add series inductors on power/ ground nodes to simulate the package inductor and the inductors in the power rail, usually we include 10nH inductor. Also you can include inductors to all the input and output pins.

To measure the Jitter, you can use .measure,but troublesome. If your measure failed you need to rerun the un-endurable long simualtion. I recommend another good method.

You can just simulate the PLL without any .measure statement and view the waveform in cscope, then use the "At Y" measurement function in cscope, you can save the "At Y" measurement result. It is a series of time point at the Y value you specified.
Then you can write perl script to handle these measured data to obtain long-term jitter, short term jitter, cycle-to-cycle jitter, etc.

It is really a good process which I have tried and found out in real design experience.And the result is very close to silicon result.

Good Luck!
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top