Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Determine which piece of the LDO is the problem. In this case
I think it's likely that the problem lies with pass transistor
leakage / subthreshold conduction, requiring the control amp
to swing to the rail (or nonphysicaly past) to choke the IOUT.
FF usually meaning minimum VT and high temp, even more so.
You may have to do better on the gate driver swing, use a
longer channel output device, etc.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
