Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Any MS/PHD student working on Process Variation Aware VLSI design.

Status
Not open for further replies.

awais2451985

Newbie level 3
Joined
Sep 26, 2008
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,309
Hi, i am a Pakistani student in italy. For my PhD research topic given to me is Process Variation Aware VLSI design. I want to collaborate with any pakistani student already doing some work in this field so that we could learn from each other's experience.
My task is to develope Variation aware self controlling techniques for Network On Chip. I have some experience in designing high throughput LDPC decoders and the achievable throughput is limited to a great extent by permutation network latency.
So if any one interested in doing work with me can contact me.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top