Non AMP

ANY EXPRIMENT with XILINX "XAPP253" DDR SDRAM Cont

Thread starter javad
Start date Jan 28, 2006

Status: Not open for further replies.

Jan 28, 2006

#1

javad

Member level 3

xilinx xapp253

Did any one implement and use the 266 MBits/s DDR SDRAM
Controller in xapp253?

Status: Not open for further replies.

Similar threads

H
Altera DE2-115 SDRAM byte enables
- Started by hexaeder
- Mar 18, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
K
SDRAM on CycloneV
- Started by kerob_labs
- Nov 27, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
A
Memory (DDR) for image processing FPGA board application
- Started by aminpix
- Nov 29, 2023
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
A
FPGA to DDR connection
- Started by aminpix
- Aug 4, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design