scscsc
Junior Member level 2
- Joined
- Apr 20, 2010
- Messages
- 21
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,464
Hi everyone,
when we do a chip layout, usually we do it in a hierarchy way. It means that we do the modules and blocks layout first, then the top layout. But when we do the top layout, the only physical information we have about the sub-modules and blocks is contained in the LEF files, which only give limited metal layers information about pins, power stripes, etc. And during the top layout, the automatic placement of cells may introduce some DRC violations like NW/PW minimum space without noticing it. So how do we avoid DRC violations during the hierarchical layout? Is there some common rules and tricks? Thanks
when we do a chip layout, usually we do it in a hierarchy way. It means that we do the modules and blocks layout first, then the top layout. But when we do the top layout, the only physical information we have about the sub-modules and blocks is contained in the LEF files, which only give limited metal layers information about pins, power stripes, etc. And during the top layout, the automatic placement of cells may introduce some DRC violations like NW/PW minimum space without noticing it. So how do we avoid DRC violations during the hierarchical layout? Is there some common rules and tricks? Thanks
