Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Ans: Clock generation

Status
Not open for further replies.

satya_422

Member level 3
Joined
Sep 27, 2006
Messages
62
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,594
Ans: Clock generation

Suppose u want to generate a clock from XOR and Delay cell, The XOR and delay cell are not common for all Technologies and Processes.

Even If u do it by full custom design it may not work properly.
The rise and fall delays are different for normal cells (except clock buffers).

So U may not get desired pulse widths and Slew rates..


---Satya
 

Hi, Satya,
Would you like to explain your topic in more detail? I think that we can use the inverter to generate a clock signal. And the frequence of the clock is determined by the switching speed of the inverter. Is my understanding wrong? Or maybe there are other consideration when implementing the clock signal in practice?
 

Iam sorry I just answered for 1 Question ,insted of reply i used post ,its a mistake

---Satya
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top