Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Altera Avalon ST "emptyWithinPacket"

Status
Not open for further replies.

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
303
Reputation
608
Reaction score
297
Trophy points
1,363
Activity points
18,302

From what I can tell the FALSE value means that the empty signal defines how many symbols have no data when endofpacket is asserted.

A TRUE value means that the empty signal is always looked at for every beat of the packet so you could perhaps have it set to 2 and only use the upper half of a 32-bit bus. It also brings up the question if whether or not the master can change the empty signal value mid packet and I'd assume that the slave has to respond accordingly.
 
  • Like
Reactions: shaiko

    shaiko

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top