Allowable skew of data bus lines

Status
Not open for further replies.
S

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
303
Reputation
608
Reaction score
297
Trophy points
1,363
Activity points
18,302
Suppose a processor is communicating with an external RAM via a parallel bus @ 100MHz.
What is the maximum allowable timing skew between 2 data bits on that bus?
 

No specific limit. RAM setup- and hold requirements must be met, bus timing will be programmed respectively.
 
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
There will not be limit on the skew separately but when you will calculate for the setup and hold and ensure that there is no violation then you will use the clock period (propagated) Hence, the skew would be adjusted in it.

- - - Updated - - -

 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…