Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

AHDL 4-phase detector direction

Status
Not open for further replies.

demis10

Newbie level 6
Joined
Dec 3, 2002
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
7
phase detector direction

--Try my project by free, but memory for donate!!!

SUBDESIGN detector1
(
clk, a,b : INPUT; --
dir,clock : OUTPUT;
)
VARIABLE
a_t , b_t, clock1 : dff ;
BEGIN
clock1.clk = clk;
clock1.d = (a_t $ a) # (b_t $ b);
a_t.clk = clk;
b_t.clk = clk;
a_t.d = a;
b_t.d = b;
TABLE
a_t.q, b_t.q, a, b => dir;
0, 0, 1, 0 => 1; -- clock right
0, 0, 0, 1 => 0;
1, 0, 1, 1 => 1;--
1, 0, 0, 0 => 0;--
1, 1, 0, 1 => 1; --
1, 1, 1, 0 => 0; --
0, 1, 0, 0 => 1;
0, 1, 1, 1 => 0;
END TABLE;
clock = clock1.q;
END;
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top