Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ADE problem: fail to evaluate nodes deep in hierarchy

Status
Not open for further replies.

chenkl

Newbie level 6
Newbie level 6
Joined
Aug 8, 2009
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,376
I'm using IC6.1.6-64b.500.3, for a circuit with deep hierarchy, I ran .dc and .tran sims. I can see .dc op and .tran info in all circuit nodes on the top level and 1 or 2 level down (subcircuits). But after I go deep into hierarchy, roughly 5 levels down, the .dc and .tran info for internal circuit nodes are not saved any more, and ADE just says "fail to evaluate".

In ADE, I tried: output -> save all, (save) to "all", (pwr) to "all", (currents) to "all", (subcktprobelvl) to 100, (nestlvl) to 100, etc.

None of the above worked for .dc and .tran sim. BUT for .noise, .ac sims, all internal nodes can be accessed.

Does anyone know how I can fix this problem? Thanks!
 
Last edited:

"Save All" might simply overwhelm the simulator. And
you pay a price in solution time (or failure from data-
bloat) especially in analyses like .tran with a whole lot
of data saved.

Extremely deep and verbosely-named hierarchy might
be giving you a name mapping problem (like truncation
of names over 80 characters, or 255, or whatever the
{map file, browser, waveform viewer} worst legacy
limitation might be. Have you inspected the form of the
selected {node, port} in the Calculator or Plot command,
and compared it to what you can figure from the netlist?
 

Thanks so much, that fixed problem, the instance names were too long, I think ADE can only take 32 characters in total..


"Save All" might simply overwhelm the simulator. And
you pay a price in solution time (or failure from data-
bloat) especially in analyses like .tran with a whole lot
of data saved.

Extremely deep and verbosely-named hierarchy might
be giving you a name mapping problem (like truncation
of names over 80 characters, or 255, or whatever the
{map file, browser, waveform viewer} worst legacy
limitation might be. Have you inspected the form of the
selected {node, port} in the Calculator or Plot command,
and compared it to what you can figure from the netlist?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top