Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Scrambling means that the logical structure, as seen by the user from
the outside of the chip, differs from the physical or topological
internal structure of the chip. The consequence is that
logically adjacent addresses may not be physically adjacent
(this is called address scrambling) and that logically adjacent
data bits are not physically adjacent (this is called data
scrambling).
The way address sequences and data patterns
appear on the outside of a memory may differ from their internal
appearance; this effect is referred to as scrambling.
Scrambling means that the logical structure, as seen by the user from
the outside of the chip, differs from the physical or topological
internal structure of the chip. The consequence is that
logically adjacent addresses may not be physically adjacent
(this is called address scrambling) and that logically adjacent
data bits are not physically adjacent (this is called data
scrambling).
The way address sequences and data patterns
appear on the outside of a memory may differ from their internal
appearance; this effect is referred to as scrambling.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
