Non AMP

Accesing the properties of a component port

Thread starter shaiko
Start date Sep 21, 2014

Status: Not open for further replies.

Sep 21, 2014

#1

S

shaiko

Advanced Member level 5

Hello,

Is it possible to access the properties of a lower hiriechy port (with attributes) when instansiating it?

For example:

Code:

port map
(
     x => -- I want to access the length of "x" from here
)

Sep 21, 2014

#2

T

TrickyDicky

Advanced Member level 7

no - the sizing information, if not already known, should be dictacted from the top down.

Status: Not open for further replies.

Similar threads

B
Port is not connected when using top module
- Started by Boris.b
- Jan 22, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
M
How to connect AXI_LITE port of QSPI_FLASH to the RISC-V processor.
- Started by michaelScott
- Dec 31, 2022
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
E
The reason of Verilog signed math calculation error
- Started by EDA_hg81
- Sep 17, 2023
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design