Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

acceptance criteria for Problem in multilayer PCB?

Status
Not open for further replies.
T

tramp

Member level 5
Joined
Aug 6, 2005
Messages
86
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,288
Location
india
Activity points
1,953
I observed a problem in multilayer PCB that a midlayer has been shifted(misregistered) by greater than 0.2mm distance wrt top & bottom layers.

What are the acceptance criteria for this type of problem? I have attached view of midlayer in which you can clearly observe that via & holes of PCB are at right place but midlayer has been shifted wrt them.

Thanks & Regards
Tramp
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top