Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] About the CD4026B chip

Status
Not open for further replies.

Real Highlander

Newbie level 2
Newbie level 2
Joined
Feb 22, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
Hello, it´s my first time here, so don´t know how basic my question is.

I´d like to use a CD4026B in a counter application. My big doubt is, when I apply a high level on pin 2, will the current output to the display remain fixed? i.e. I need to freeze the display at the count which existed before the high level on pin 2 (inhibit count).
 

The short answer is yes.
when you inhibit count you effectively stop the clock signal to the flip-flops. Once there is no clock the outputs of flip-flops remain unchanged and so the output of the chip remains unchanged (page 3 of the attached datasheet).
View attachment cd4026b.pdf
 
By the logic diagram, this is what I suspected. Thanks to all who answered.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top