I am now doing an interface checking between digital and analog part in a full chip using hsim. But I am confused with co-simulation. I have try the example provided in hsim manual but not sucessful.
Anybody has the experience of co-simulation?
Please help me.
I am now doing an interface checking between digital and analog part in a full chip using hsim. But I am confused with co-simulation. I have try the example provided in hsim manual but not sucessful.
Anybody has the experience of co-simulation?
Please help me.
You can not use hsim & verilog to do the mixed simulation at the same time.
For system level verifications, one method is to develp the behavioral model for your analog block with verilog code. Then you can do the top level verifications with verilog.